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Abstract
Breakdown events are studied in varying
test set-ups with a high time resolution. Of-
ten a partial recovery from breakdown is ob-
served within a few ms. Parameters such
as device area, stress conditions and para-
sitic elements prohibit the recovery if they
result in a high system impedance. The re-
sults suggest the existence of a highly con-
ductive path that can be annihilated during
breakdown.
1. Introduction
A common method to test thin gate ox-
ides, is to apply a constant voltage
   
(CVS) or a constant current 
 
(CCS) to
a MOS structure. Generally, two modes of
oxide failure are distinguished. Hard Break-
down (HBD) is a failure after which the ox-
ide no longer limits the current. Soft Break-
down (SBD), in contrast, only slightly in-
creases the conductivity and the noise level.
SBD and its effects are extensively studied
in function of various parameters [1 3], but
not all results are well understood. The test
method itself probably partly accounts for
the results [4 6], yet CVS and CCS are of-
ten used interchangeably.
We have systematically studied break-
down events with different measurement
setups and a high time resolution. The
frequency of different breakdown modes
is found to depend on system impedance,
stress level and device area. As a possi-
ble interpretation we suggest the presence
of a highly conductive breakdown path at
the moment of breakdown. By maintaining
a sufficiently high voltage over the break-
down path, it can be partly annihilated, thus
providing a recovery mechanism.
2. Experimental
The MOS capacitors in this study have
3 nm oxide grown at 800   on p/p 	     
Si epitaxial wafers, and phosphorous-doped
poly-Si gates. CVS and CCS are applied
using a HP4145B parameter analyser (time
resolution      ms). For  s time res-
olution, a Tektronix TDS 420 digital oscil-
loscope was connected in parallel over the
device (CCS) or in series with the device
along with a 100  shunting resistor (CVS).
The first observed breakdown event (either
HBD or SBD) is termed firstBD. We define
lastBD as the breakdown event after which
the voltage level could no longer be main-
tained. This is the case after HBD, or after
SBD causing a significant gate voltage de-
crease of more than approx. 1 V.
3. Results
In CVS measurements we often detect
short current peaks preceding SBD, depend-
ing on the time resolution (Figure 1). Sim-
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ilarly, high time resolution measurements
in CCS show a significant voltage decrease
and recovery during SBD events that were
hardly detected with a lower time resolu-
tion (SBD event I in Figure 2). Sometimes
the voltage does not recover (SBD event II)
and the measurement ends (lastBD). While
the distributions of firstBD in CCS and CVS
are almost identical, the duration of CCS
measurements is shorter due to the frequent
absence of recovery after SBD (Figure 3).
However, recovery can often be triggered by
a means of a subsequent voltage sweep (Fig-
ure 4). The current-voltage characteristics
after recovery resemble those of devices that
suffered SBD in a CVS measurement.
Noticing this difference between CVS
and CCS, we connected a series resistance
z |
to the device in CVS to increase the sys-
tem impedance (Figure 5a). The measure-
ment time is significantly reduced if
z |
is
larger than a few k } . Similarly, a CCS mea-
surement can be prolonged by connecting a
1 ~ F capacitor in parallel over the device
(Figure 5b). Note that the first data point
in Figure 5b can be considered a CVS test
with infinitely large
z
|
.
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When scaled to the same device area [2],
CCS measurements on large devices take
significantly longer than on small devices
(Figure 6). This effect, frequently observed
in other experiments, actually formed the
starting point for our investigations. Sim-
ilarly, recovery from SBD events is more
likely at high stress levels than at low stress
levels (Figure 7). This dependency was re-
cently published by T. Tomita et al. [3],
where the "analog" and "digital" breakdown
modes are equivalent to SBD events with
and without recovery, respectively.
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4. Discussion
Our results clearly show the existence of a
highly conductive breakdown path that can
be partly annihilated. To explain this, we
propose that recovery only takes place if the
stress level after breakdown is high enough.
This is illustrated by the model shown in
Figure 8. The stress on the breakdown path
( K L
immediately after breakdown depends
on the system impedance, including the in-
trinsic oxide resistance
(
X Y
and capacitance
<
X Y
of the capacitor. The latter are functions
of the device area and the stress level.
In CCS measurements (or CVS with large
( *
), the voltage decreases significantly dur-
ing SBD, thus prohibiting recovery. If, at
high enough stress levels,
( X Y N ( K L
, then
the voltage decrease is limited and recovery
is facilitated. Using large devices has the
same effect (
(
X Y P Q S U W
O Y
). A large ca-
pacitance    results in a slower decay of the
gate voltage, thus inducing recovery. From
Figure 5, taking   =5 k  and    =1  F, we
estimate the time scale for recovery to be
several ms in our experiments. This agrees
with the events shown in Figures 1 and 2.
The impact of stress level on the break-
down mode has been studied before.
Whether considering HBD [4, 6] or a SBD
mode [3], the stress level dependence is gen-
erally comparable to the trends described in
this work. Moreover, the observed recovery
phenomenon also resembles the switch-off
behaviour of the conductive link in antifuse
devices [7]. The latter has been related to
melting and contraction of the conductive
link, resulting in an open-circuit. Such a
process is not only dependent on the power
dissipation, but also on the electrical and
thermal properties of the device materials.
We believe that power dissipation and
heat generation can cause a restructuring of
the breakdown path. The amount of power
dissipation and restructuring are determined
by e.g. the breakdown path radius, contact
point resistance [8], gate material [9], the
presence of accumulation layers, and dop-
ing levels. Depending on these factors, the
breakdown event may develop into either
SBD or HBD. Consequently, not only time-
to-breakdown but also breakdown modes
should be strongly technology dependent.
5. Conclusions
We observed a recovery phenomenon dur-
ing breakdown of thin gate oxides. The
recovery occurs when the voltage level re-
mains sufficiently high during the break-
down event. Since the net increase in noise
and conductivity after recovery is limited,
detection of breakdown events is best done
with a high time resolution. Based on this
work we anticipate that the lifetime of a de-
vice depends on the impedance that it expe-
riences in a circuit.
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